- Green versionCheck
- Green versionCheck
- Green versionCheck
- Green versionCheck
Product overview
K series high-end general simulation development platform supports a full range of simulations of 8051/AVR/ARM/C8051F/C166 and other cores. Embedded with a variety of analysis tools such as a 64-channel logic analyzer, and seamlessly integrated with all mainstream IDEs, it is a universal simulation development platform with the largest number of simulation chips, the fastest simulation speed, the latest simulation technology, and the strongest simulation performance in the industry.
Features
The main functional features of the AVR emulator are as follows:
USB2.0 (High Speed) high-speed communication interface, extremely fast programming speed, saving user development time;
JTAG programming speed is 2.8 times that of original JTAGICE mkII;
ISP programming speed (1MHz clock) is 4.7 times that of original JTAGICE mkII;
Equipped with independent K-Flash programming software to support high-speed mass production online programming;
Support programming Flash, EEPROM, Fuse, LockBits;
Support JTAG programming and debugging of all MEGA series chips;
Supports single-wire debugging of all debugWIRE interface devices;
Supports ISP programming of devices with JTAG or debugWIRE interface;
Support XMEGA series chip PDI programming and debugging;
Adaptive AVR Studio version, users do not need to change the driver when using different versions of AVR Studio;
Support assembly and high-level language debugging;
Supports data breakpoints and unlimited Flash breakpoints;
Supports dynamic breakpoints, which can be set/cancel during operation;
Supports any code modification during simulation to facilitate user program debugging;
Supports code and data buffering functions, greatly improving debugging performance;
Equipped with hardware self-test function to quickly locate system hardware problems;
The emulator automatically detects the target board voltage and simulates chips with different voltages without any additional configuration.
Features
Seamlessly linked to various mainstream IDEs, the development platform remains consistent
K series emulators support emulation on various mainstream IDEs and maintain close cooperation with mainstream IDE manufacturers to ensure
TKScope is seamlessly integrated, truly changing the development platform, and the emulator always remains the same.
Supports the latest mainstream cores, works closely with various semiconductor manufacturers, and supports massive chips
Our company has always worked closely with various IC manufacturers to ensure that each chip uses the most reasonable simulation technology. The K series supports tens of thousands of chip simulation and programming models from dozens of manufacturers. While supporting MCU, it also supports Nand Flash/NorFlash/I2C EEPROM/SPI Flash. The K series not only supports the simulation of a full range of 8051 cores, but also supports the simulation of ARM7, ARM9, ARM11, XSCALE, Cortex-M0/M0+/M1/M3/M4/A5/A7/A8/A9/R4 and other cores, and supports MIPS MIPS32 M4K core simulation supports Guoxin C200/C400 series core simulation, etc.
A truly professional embedded logic analyzer, fully supported by zlgLogic
The K series has a built-in high-performance logic analyzer, supporting up to 32 input signals, a sampling speed of 100M, almost no waveforms that cannot be grasped, and a storage depth of 512KB. The zlgLogic signal analysis platform is used to help you easily complete signal measurement, trigger settings, dynamic help, dynamic upgrade of hardware algorithms and other functions in a user-friendly manner. Not only that, the powerful data export function makes it possible to conduct secondary analysis of the measured signals.
Standard modular POD design, flexible and diverse ECP and ADP
The K series emulator adopts a compatibility structure design. Only a few PODs can be added to cover all simulated chips, saving you POD purchase costs. At the same time, it uses flexible and diverse ECP and ADP to be compatible with various different packaged chips. ECP is used to place chips of different packages and is inserted on the POD; ADP is used to connect user target boards with different interfaces and is inserted under the POD; and POD is used to connect emulators and is used to simulate different cores.
it works
it works
it works